We consider the problem of wiring together two parallel rows of points under a variety of conditions. The options'include whether we allow tim rows to slide relative to one another, wb.ether we use only rectilinear wires or arbitrary wires, and whether we can use wires in one layer or several layers. In almost all of these Colnbinations of conditions, we can provide a polynomial-time algorithm to minimize the distance betwecn the parallel rows of points. We also compare two fundamentally different wiring approaches, where one and two layers are used. We show that although the theoretical model implies that there carl be great gains for .tile i~wo-layer strategy, even in cases where no crossovers are required, when we consider typical design rules for laying out VLSI circuits there is no sul)stantial advantage to the two-layer approach over the one-layer approach.
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The wiring problem, in the abstract, is to draw lines between each Pi and its corresponding Q,:, subject to the constraint that no two lines ever come within one unit of each other. It is therefore sensible to assume that the Pi's are spaced at least one unit h'om one another, and likewise the Q,'s. Partly for mathematical convenience, and partly to model the fact that within the rectangles there may be unknown wires that we must not approach too closely, it is also assumed that within one unit of the upper and lower lines in Fig. 1 , we may only have wires that travel vertically to a port. We consider principally two models for the behavior of wires.
1. Wircs can travel in any direction. This case was considered by iT], and an optimal wiring was obtained for tire situation where the relative positkm of the rectangles is fixed bouh horizontally and vertically, or fixed only horizontally. We call this case of wire behavior the general case.
Wires can travel only horizontally or vertically. This case, which has been considered by iV, FP, St], for example, is motivated by thc fact that many mask-making facilities permit only designs that are composed of horizontally or vertically oriented rectangles. To avoid some complexity in the description of results, we shall assume in this case that the plane is a unit grid, as in iV], and that wires can tra','e! only along grid lines. Also, the porl;s are placed only on grid lines, although not necessarily on consecutive lines. We call this case the rectilinear case.
Much of what we say goes through for a larger class of constraints on how wires may travel. For example, we can generalize the rectilinear case to the situation where wires may also travel along the diagonals of the squares of t,he grid. This model also reflects the real constraints of some mask-making facilities.
Next, let us introduce the kinds of optimization problems we consider. We call the horizontal displacement of Q1 from Pl in Fig. 1 the of£seg, and we refer to the distance between the two rows of ports as the separation.
1.
Given an offset and a wiring rule (e.g., rectilinear), what is the minimum separation for which a legal wiring exists? This is the separation problem.
2.
Given a wiring rule, for what offset is the separation minimized? This is the otIset problem.
The last dimension along which we divide wiring problems is the number of layers in which wires are allowed to run. We consider single-layer wirings first. Fven though we shall discover that in the rectilinear model, single-layer wirings can be arbitrarily bad, we also show that when the grid is translated into real circuit parameters the single-layer wiring technique appears as good as any other.
We shall also consider two-layer wirings, because these are more general, and are necessary in the situation where the ports of the two rectangles are not to be connected in order (~ situation we shall mention only brietly). The optimal wiring problem for this case is claimed in ILl to be NP-complete, but a slight change in the wiring model eliminates that difficulty. In partitular, we shall, in the rectilinear case, assume that one layer is reserved for horizontal wires and the other for vertical wires. Further, we assume that two wires can run along a grid line in the vertical direction, but only one in the horizontal direction.t We call this model the restricted two-layer model.
II. The Rectilinear Model Separation Problem
Given a fixed offset, and n pairs of ports,
where we take Pi to be both the name of a port on the bottom row and the horizontal position of that port, and we take Q, to be a similar port on the upper row, we t In terms of nMOS [MC] circuits, we arc modeling an arrangement where metal wires run horizontally and polysilicon and diffusion wires run vertically. As crossovers between wires of the latter types forms a transistor, it, is fortunate that in the designs we. use, such crossovers do not occur. In principle, we could negate the effect of the transistor by "implanting ~' the region of crossover, but the result is an undesirably high resistance. may attempt to find the minimum separation for which a legal wiring exists. I,et us define a righ~ block to be a maxirnal sequence of pairs of ports (Pi, Qi),..., (t:"j, Qj) such that for i < k < j, 1.
Qk >_ .Pk, and 2. Pk _< Qk--~ if k > i.
Condition (I) says that all tile connections in the block have the posit.ion in tile upper row to the right ol the corresponding position on the lower row, and condition (2) says that there is some "interaction," that is, each wire competes for horizontal position with its neighbors in the block.
We may define a left block in the obvious, symmetric way. We call a left or right block a block.
There are two important constraints that force large separations. First, thcre is the crossing mlmber at any horizontal position h. That is the number of values of i for which P, < h and Q, > hor Pi ~ h and Qi ~ h, but not, Pi --" Q, =-= h. Second is l.ho conflict number for any two pairs oF ports, i and j, which we denote by W(i, j) and define as ('o~lows. First, W(i, j)---0 in any of the following three cases.
1. i --j and Q i : Pj.
Intuitively, the crossing number tells how many wires must cross the vertical line at position h. The conflict number for i and 3' is intended to measure the number of wires that must cross an imaginary line from Pj to Qi. This concept is an adaptation of the basic idea of IT] to the rectilinear case. The reason it takes the strange form it does is that the wires may pass either horizontally or vertically between Pj and Qi. If Qi and I% are sulficiently far apart, horizontally, then the wires could pass vertically, and we cannot assert anything about the minimum separation. Thus
W(i, j) --O.
If Qi and/~i are close, horizontally, then the wires cannot all pass vertically, and we can show that one channel per wire in the horizontal direction will be needed. In this case, a lower bound on the separation can be obtained.
Example l: Figure 2 shows an interesting case, where n pairs of ports are offset one unit. At any interior horizontal position the crossing number is 2. ttowever, P~--Q~ --n--2, which is less than n--1. Thus, W(1, n) --n, from which we shall conclude that separation n is required. [] Qi --i are nondecreasing functions of j and i, respectively, cj < cj+l. Thus we can find the maximum conflict number by incrementing j from 1 to n, searching for cj (starting at cj--l) and computing W(cj,j).
[1 When we consider the restricted two-layer model, we get an entirely different sort of result. There, the conflict number is irrelevant, and only the crossing number influences the separation.
Lemma 3: A number of channels equal to the largest crossing number is necessary for a restricted two-layer solution to the rectilinear separation problem to exist.
[] Theorem 2: A restricted two-layer solution to the rectilinear separation problem using no more channels than tile largest crossing number exists.
Proof:
We use the following strategy. First, as in . Theorem 1, break the pairs of ports into blocks. All wires in a block run first vertically in one layer, then horizontally in the second, and finally vertically again in the first layer. Say we are wiring a right block. Then we select channels from left-to-right. In each case, pick the lowest aw~ilablc channel for the horizontal wire.
If Pa ----Qi, and the jtJ~ pair uses a higher channel than the i °~, then we have two vertical wires in the same place. This problem is avoided, by making the grid spacing large enough to handle two wirest.
Example 3: In Fig. 3 we see a wiring of the problem of Fig. 2 , using the greedy algorithm of Theorem 2.
HI. The Rectilinear Offset Problem
We now consider how to select the offset that minimizes the separation. Given any offset, we know how to produce an optimal one-layer wiring in O(n 2) time and an optimal two-layer wiring in O(n) time. In fact, we can calculate tile separation (without the wiring) in O(n) time in either case. However, in order to obtain a polynomial-time algorithm for the offset problems, we must limit the number of offsets that must be tried• The following fact is useful. If the P's and Q's are bounded by a polynomial in n, then the optimal offset must be polynomial in n, and a binary search provides the optimal offset in 0(log n) stages, where we calculate the separation once at each stage. Since the latter calculation takes 0(n) time, we have an 0(n log n) algorithm.
However, we can compnte the optimal offset in 0(n log n) time even when the positions of the ports are arbitrary, by doing a binary search involving t.he n 2 critical offsets indicated by Lemma 6. To begin, assume that Q t -=--PI = 1 and that zero offset occurs when Q I and PL are aligned. Define D(i,j) = Pj --Qi --j -[-i; that is, D(i, j) is the displacement when Qi is moved to position Pj ~ i --j, which is one of the critical offsets indicated by Lemma 6.
We compute dto,,, and dhi,jh, the lowest and highest offsets between which we know the optimal offset to lie. Initially, dto,~, ---= --Q,~ --~ n and dhigh, ~ Pn --n. Repeatedly find d between dtow and daigh such that at least one-fourth of the i-j pairs for which D(i,j) lies between dtow and dmgh lie on either side of d. We shall require only 0(n) time to compute d, as well as 0(n) time to compute the separation at d and tell on which side of d the optimum point lies. As we start with n 2 possible offsets and have at most three-fourths as many possibilities after each stage, 0(log n) stage:; suffice, and we have an 0(n log n) algorithm.
To find the desired d, we shall compute LOW(j) and HIGH(j), where In the latter case, the weight is appropriately zero. We can compute the weighted median in linear time by a generalization of the usual algorithm apparently due first to Bentley and Shamos; see [Sh] . Then approximately three-fourths, at most, of all the D(i,j)'s that are in the range dt,,w through dhigh are in the interval dto,w through d or the interval d through dhigh.
[1
The following fact is not surprising, but worth mentioning.
Theorem 4:
The separation problems are log-linear reducible to their corresponding offset problems.
Proof: Given a separation problem, pick a position to the left of all the points, and mirror the problem about the vertical line at that point. By Lemma 4, and a simple symmetry argument, the new data (the original points plus their mirror images), treated as an offset problem, has an optimal solution with no change in the offset. H
IV. Comparison of One-Layer and Two-Layer Solutions
Looking at Figs. 2 and 3, one gets the impression that two-layer wirings can be arbitrarily better than onelayer wirings. However, we shall argue that such is not the case in practice. We need a preliminary result saying that as long as ports are not packed too tightly along the lines, then a one-layer solution with separation proportional to the crossing number, not the conflict number, always exists.
Theorem 5: Let x be the maximum crossing number.
Suppose there is a constant a > 0 such that for every r > x(1 -~-l/a), no r consecutive grid lines have more than r/(1 -~-~) ports. Then there always exists a onelayer solution to the rectilinear separation problem using no more than x(1 -1-l/a) channels.
Proof: (sketch) The crucial case is tile one shown in Since we assumed rn > x/a _> k/a, we see that W(i,j)
Note that there is a qualitative difference between the situation where ports are not as densely packed as the grid lines, however close to one the ratio may be, anti the case where ports arc packed one to a grid line. In the former case, the separation depends on the crossing number only, and in the latter on the conflict number. Now we can apply Theorem 5 to particular values of a that reflect real design rules. First, in terms of X, the fundamental unit for design rules, We can run a single-layer wiring in red (polysilicon) with grid units equal to 4)`t. However, consider the grid size for a twolayer wiring. Assuming that wires run vertically in red, ~f In fact, we can use a 3X grid if we alternate red and green (diffusion), but because of the capacitance inherent in green wires, there is good reason not to do so. horizontally in blue, then vertically in redt, according to the algorithm of Theorem 2, we have several choices, none very good.
Example 4: We could use a horizontal grid of 10k and a vertical grid of 7X. That is, we require that ports be separated by 10k. But if that is the case, we could use a 4X grid and a one-layer wiring, and claim that a = 3/2. Then, by Theorem 5, there is a wiring with no more channels than 5/3 the maximum crossing number. If x is thai maximum, then in terms of X, the separation in the one-layer case is 6.67),x, while for the two-layer case, with its 7X vertical grid, we need 7kx separation, which is greater. [] We could also use a three-color wiring with an 8k horizontal grid and 7), vertical, which gives slightly better separation than the one-layer solution. Other choices for the grid size in the two-layer case, such as a 7), horizontal grid coupled with a 14), vertical grid, yield the same conclusion: in practice, one-layer wirings are a~ good or better than restricted two-layer wirings. Note that we cannot prove tile 8 by 7 or 7 by 14 grids to be best possible for their horizontal grid values, so we must leave open the po3sibility that better grids could be discovered and our conclusion about restricted twolayer wirings contradicted.
V. Other results
kVe shall summarize some of tile other results related to wiring prob|ems of the nature we have discussed. In [DS] , Theorems 1 and 3 are generalized to the case where wires may run along any finite set of diagonals of the grid. That is, the optimal separation may be calculated in 0(n) time and offsets in 0(nlog n) time. The most important special case occurs when wires are resticted to the eight 45 ° compass points, since many fabrication facilities handle rectangles in only these orientations. In fact, similar'results hold even when wires are allowed to run on a grid finer than integer, and for certain classes of permitted wire shapes more general than sizaight lines, e.g., circles and parabolas.
